• Skip to main content
  • Skip to footer

efabless

IC DESIGN REDEFINED

  • Company
  • Contact

Blog

Part 2: Efabless & Arm Enable Fast Affordable Custom SoC Development

Efabless is committed to simplifying the process of smart product creation and making it available to everyone. The world is quickly advancing towards a trillion connected devices and in the process, forces are driving application developers towards creating custom silicon in order to attain or maintain their competitive advantage. Those forces include the need to:

April 22, 2020

Efabless & Arm Enable Fast Affordable Custom SoC Development

We are now in an exciting time where the realization of custom SoCs is cost-effective and affordable for small companies or low-volume projects. Those unfamiliar with custom chip design may find it daunting to move away from the world of off-the-shelf components but the benefits abound and are well within reach. In this short article

February 20, 2020

Air Force Microelectronics Challenge – an IC innovation first

I guess advanced semiconductor design really is for everyone!  The Advanced Microelectronics Design and Prototype Challenge sponsored by the Air Force Research Labs and its innovation-enabling affiliate, AFWERX, is calling into question a major piece of semiconductor conventional wisdom – that advanced node IC design cost and a risk-averse US venture capital industry have killed

February 8, 2019

Webinar: How to design a RISC-V SoC

Now that we have covered major components of chip design through our online platform, we think this is the right time to move from “chip designing” to “chip planning” Chip Planning involves lot of decision making like, analog peripheral (ADC, DAC, POR, etc.), digital peripheral (UART, flash controller), memory mapping, top level connections like pad-frame, level-shifters, GPIO

February 27, 2018

2017 Year in Review

It has been an exciting year for efabless and our community members.  In 2017 we have made significant strides toward our vision, we introduced: First marketplace IP delivered via a design challenge. First customer-defined designs using Configurable Mixed Signal IC’s. First open ASIC design and sharing platform, Chiplicity. First open source RISC-V based reference SoC

January 15, 2018

X-FAB Sponsored Design Challenge is in the Books

Our first customer sponsored design challenge is in the books! It was a lot of hard work by the efabless team and by all of you. It was also a big success. Before I go any further, I want to say a few thank you’s. X-FAB took the important first step and sponsored the challenge

March 28, 2017 Tagged With: Announcements

Datasheet and Testbench Updates for X-FAB Design Challenge

With the challenge underway, a few of the participants have identified a few errors and inconsistencies in the challenge spec sheet and characterization, which this update corrects.  The changes included in this update are described below.  We want to thank all of the participants who have identified issues and brought them to our attention. The

December 22, 2016 Tagged With: Announcements

X-FAB Design Challenge – Update #1

Hello efabless community Its been a busy week at efabless. We are very excited to see the community involvement and because this is our first challenge we are sending the update to all our community members. We currently have more than 40 active solvers participating in the challenge. If you need any help, we are

December 7, 2016 Tagged With: Announcements, Webinars

Webinar : Design Challenge

Please join us on December 1 2016 at 8:00 AM PST for a webinar on the previously announced “Open Mixed Signal Design Challenge”.  We will give a brief overview of the challenge and demonstrate how to use the online platform to design the ultra low power voltage reference. We will be happy to answer any questions you may have and

November 30, 2016 Tagged With: Announcements, Webinars

efabless Unveils Online Community to Reimagine Chip Design

Open Mixed Signal Design Challenge efabless corporation and X-FAB Silicon Foundries today announced the launch of an open mixed-signal design challenge. This challenge gives designers across the globe, of all levels of experience, the opportunity to deliver a completed design for an ultra-low power voltage reference IP. The design challenge emphasizes design creativity and execution quality to meet

November 29, 2016 Tagged With: Announcements

efabless releases chip design framework to open source community

Greetings Everyone, efabless believes in the strength of our chip design engineering community and believes that open innovation will accelerate the growth of semiconductor industry. efabless is committed to level the playing field for all across the globe. To that end we have decided to open source “proton”, a framework provided by efabless for digital IP implementation. Proton

November 23, 2016 Tagged With: Announcements

System Upgrade Completed

Hello efabless Community Members. We have completed the system upgrade on Monday (11/21/2016) 6:00 am PDT. The efabless.com and its sub domains are up and running. We welcome you to the new look of the website and improved performance of all components, including marketplace, LEARN & PRACTICE and OpenGalaxy portals. Please share your thoughts and suggestions

November 22, 2016 Tagged With: Announcements

Next Page »

Footer

  • FAQ
  • Latest News
  • efabless in the News
  • Forum
  • Blogs
  • Professional Training

  • Learn & Practice
  • Knowledgebase
  • Media Gallery
  • Geostats
  • Design Request Pricing
  • Marketplace Pricing

  • Technology License Agreement
  • Terms of Service
  • Privacy Policy